Search
×
FR

Placeholder headline

This is just a placeholder headline

API MPMS CH 10.8, 3rd Edition: Standard Test Method for Sediment in Crude Oil by Membrane Filtration

$

114

BUY NOW

Placeholder headline

This is just a placeholder headline

ISO/TR 42505:2026 Sharing economy — Shared manufacturing — Concepts and models

$

192

BUY NOW

Placeholder headline

This is just a placeholder headline

ISO 4306-1:2026 Cranes — Vocabulary — Part 1: General

$

436

BUY NOW

ISO 14576:1999

ISO 14576:1999 Information technology – Synchronous Split Transfer Type System Bus (STbus) – Logical Layer

CDN $442.00

SKU: 0e8eb8a14a87 Category:

Description

This International Standard specifies the logical specifications of STbus which is a highperformance and highly reliable system bus. STbus adopts a synchronous transfer method with a high-speed clock and a split transfer method enabling to minimize bus holding time during one bus operation and to use a bus efficiently.

The contents given in this specifications are as follows:

a) System bus interface signal provisions;

b) Bus operations and transfer protocol for each bus operation;

c) Copyback cache coherency control for maintaining consistency between a shared memory and a cache memory of each processor in a multiprocessor system;

d) Fault detection function using parity check and duplex configuration for control signals.

Edition

1

Published Date

1999-12-01

Status

PUBLISHED

Pages

81

Language Detail Icon

English

Format Secure Icon

Secure PDF

Abstract

This International Standard specifies the logical specifications of STbus which is a highperformance and highly reliable system bus. STbus adopts a synchronous transfer method with a high-speed clock and a split transfer method enabling to minimize bus holding time during one bus operation and to use a bus efficiently.

The contents given in this specifications are as follows:

a) System bus interface signal provisions;

b) Bus operations and transfer protocol for each bus operation;

c) Copyback cache coherency control for maintaining consistency between a shared memory and a cache memory of each processor in a multiprocessor system;

d) Fault detection function using parity check and duplex configuration for control signals.

Previous Editions

Can’t find what you are looking for?

Please contact us at: