Search
×
FR

Placeholder headline

This is just a placeholder headline

API Technical Report TDB-6 Chapter 6 – Density

$

204

BUY NOW

Placeholder headline

This is just a placeholder headline

API STD 560: Fired Heaters for General Refinery Services

$

721

BUY NOW

Placeholder headline

This is just a placeholder headline

API STD 64: Diverter Equipment Systems

$

324

BUY NOW

Placeholder headline

This is just a placeholder headline

API MPMS CH 17.10.1: Refrigerated Light Hydrocarbon Fluids – Measurement of Cargoes on Board LNG Carries

$

417

BUY NOW

Placeholder headline

This is just a placeholder headline

API RP 13B-1: Testing Water-based Drilling Fluids

$

418

BUY NOW

Placeholder headline

This is just a placeholder headline

API Technical Report TDB-12 Chapter 12 – Thermal Conductivity

$

214

BUY NOW

Placeholder headline

This is just a placeholder headline

API 16FI Frac Iron Guidelines and Requirements

$

129

BUY NOW

ISO 13083:2015

ISO 13083:2015 Surface chemical analysis – Scanning probe microscopy – Standards on the definition and calibration of spatial resolution of electrical scanning probe microscopes (ESPMs) such as SSRM and SCM for 2D-dopant imaging and other purposes

CDN $173.00

SKU: deb85e30f757 Categories: ,

Description

ISO 13083:2015 describes a method for measuring the spatial (lateral) resolution of scanning capacitance microscopes (SCMs) or scanning spreading resistance microscopes (SSRMs), which are widely used in imaging the distribution of carriers and other electrical properties in semiconductor devices. The method involves the use of a sharp-edged artefact.

Edition

1

Published Date

2015-08-20

Status

PUBLISHED

Pages

14

Language Detail Icon

English

Format Secure Icon

Secure PDF

Abstract

ISO 13083:2015 describes a method for measuring the spatial (lateral) resolution of scanning capacitance microscopes (SCMs) or scanning spreading resistance microscopes (SSRMs), which are widely used in imaging the distribution of carriers and other electrical properties in semiconductor devices. The method involves the use of a sharp-edged artefact.

Previous Editions

Can’t find what you are looking for?

Please contact us at: