Your cart is currently empty!

ISO 14576:1999
ISO 14576:1999 Information technology – Synchronous Split Transfer Type System Bus (STbus) – Logical Layer
CDN $390.00
Description
This International Standard specifies the logical specifications of STbus which is a highperformance and highly reliable system bus. STbus adopts a synchronous transfer method with a high-speed clock and a split transfer method enabling to minimize bus holding time during one bus operation and to use a bus efficiently.
The contents given in this specifications are as follows:
a) System bus interface signal provisions;
b) Bus operations and transfer protocol for each bus operation;
c) Copyback cache coherency control for maintaining consistency between a shared memory and a cache memory of each processor in a multiprocessor system;
d) Fault detection function using parity check and duplex configuration for control signals.
Edition
1
Published Date
1999-12-01
Status
PUBLISHED
Pages
81
Format 
Secure PDF
Secure – PDF details
- Save your file locally or view it via a web viewer
- Viewing permissions are restricted exclusively to the purchaser
- Device limits - 3
- Printing – Enabled only to print (1) copy
See more about our Environmental Commitment

Abstract
This International Standard specifies the logical specifications of STbus which is a highperformance and highly reliable system bus. STbus adopts a synchronous transfer method with a high-speed clock and a split transfer method enabling to minimize bus holding time during one bus operation and to use a bus efficiently.
The contents given in this specifications are as follows:
a) System bus interface signal provisions;
b) Bus operations and transfer protocol for each bus operation;
c) Copyback cache coherency control for maintaining consistency between a shared memory and a cache memory of each processor in a multiprocessor system;
d) Fault detection function using parity check and duplex configuration for control signals.
Previous Editions
Can’t find what you are looking for?
Please contact us at:
Related Documents
-
ISO 60828:1988 Pin allocations for microprocessor systemsusing the IEC 603-2 connector
0 out of 5CDN $18.00 Add to cart -
ISO 13213:1994 Information technology – Microprocessor systems – Control and Status Registers (CSR) Architecture for microcomputer buses
0 out of 5CDN $390.00 Add to cart -
ISO 10861:1994 Information technology – Microprocessor systems – High-performance synchronous 32-bit bus: MULTIBUS II
0 out of 5CDN $390.00 Add to cart -
ISO 3792:1976 Adding machines – Layout of function keyboard
0 out of 5CDN $76.00 Add to cart